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Abstract—Today’s embedded systems integrate multiple IP
cores for processing, communication, and sensing on a single
die as systems-on-chip (SoCs). Aggressive transistor scaling,
decreased voltage margins and increased processor power and
temperature have made reliability assessment a much more sig-
nificant issue. Although reliability of devices and interconnect has
been broadly studied, in this work, we study a tradeoff between
reliability and power consumption for component-based SoC
designs. We specifically focus on hard error rates as they cause
a device to permanently stop operating. We also present a joint
reliability and power management optimization problem whose
solution is an optimal management policy. When careful joint
policy optimization is performed, we obtain a significant improve-
ment in energy consumption (40%) in tandem with meeting a
reliability constraint for all SoC operating temperatures.
Index Terms—Optimal control, power consumption, reliability
management.
I. INTRODUCTION
TODAY’s embedded systems consist of a number of hetero-geneous processing, communication, and sensing compo-
nents. Embedded components are increasingly being integrated
into systems-on-chip (SoCs). For example, TI’s OMAP2420
SoC contains a general-purpose ARM processor, a digital signal
processor (DSP), graphics accelerators, video processor, four
different communications processors (WLAN, WAN, WPAN,
IrDA), audio and touch screen controllers, various memory in-
terfaces, and a number of other input/output (I/O) controllers
[1]. A large number of cores integrated on a single chip invari-
ably leads to issues related to management of power consump-
tion and temperature, both of which directly affect the SoC re-
liability.
Dynamic voltage scaling (DVS) reduces the power con-
sumption by scaling down voltage and frequency of operation
at run time. As power is scaled down, so is device temperature,
and thus the chance of hard errors is reduced and reliability is
improved. Note that overly aggressive DVS can increase the
soft error rate as discussed, for example, in [34]. DVS is used
during active operation of the SoC cores, and thus it does not
address the issue of saving power during longer idle times.
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Fig. 1. Single core failures (95-nm feature size).
Dynamic power management (DPM), on the other hand, is de-
fined as a set of policies whose aim is to save power by placing
system components into low-power states when idle. Curbing
power dissipation helps by lowering the device temperatures
and reducing the effect of temperature-driven failure mecha-
nisms, thus, making components more reliable. On the other
hand, aggressive power management policies can decrease
the overall component reliability because of the degradation
effect that temperature cycles have on modern IC materials [7],
[20], [23]. To illustrate this effect, in Fig. 1 we show a tradeoff
between mean time to failure (MTTF) and power savings
due to three most commonly modeled failure mechanisms:
electromigration (EM), time dependent dielectric breakdown
(TDDB), and thermal cycling (TC). These values are obtained
from our partner silicon manufacturer for 95-nm technology as
a result of their standard testing cycle. This particular test core
had one sleep state, but no ability for DVS. Although more
aggressive power management policies help improve MTTF
due to EM and TDDB, they also have a significant cost due to
thermal cycles failure mechanism, because frequent shutdowns
negatively affect the TC failure rate. As a result, the overall
MTTF decreases as the power savings increase. DVS can help
improve reliability, but is limited to saving power and energy
only when cores are active. Since a number of researchers have
already studied the effect of DVS on reliability [3]–[5], in this
work we focus on the tradeoff between power management
(DPM) and reliability in SoCs.
There are several interesting problems that can be addressed.
The first problem is to determine whether or not, for a given
system topology, DPM affects reliability and to find if such an
effect is beneficial or not. The second problem is to include reli-
ability as an objective or a constraint in the policy optimization.
The third problem is the combined search for system topologies
and joint DPM policies to achieve reliable low-energy design.
All problems involve both run-time strategies as well as design
issues.
In this paper, we focus on the first two problems. The first
one enables us to understand the relationship between run-time
1063-8210/$25.00 © 2007 IEEE
392 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 4, APRIL 2007
power management and reliability analysis. We evaluate relia-
bility, performance, and power consumption of computational
elements (cores) in SoCs by modeling system-level reliability
as a function of failure rates, system configuration and man-
agement policies. We compare and contrast savings in terms
of MTTF and power due to various management policies. Our
overall objective is to introduce design constraints, such as
MTTF, in the design space spanned by performance and energy
consumption. Another major novelty and contribution of this
paper is the definition of a joint DPM and dynamic reliability
management (DRM) optimization method that yields optimal
system-level run-time policies. We evaluate policies on single
and multicore systems. Experimental results show that with
careful joint optimization we can save energy by 40% while
meeting both reliability and performance constraints.
The rest of this paper begins with an overview of related work.
Reliability models are introduced in Section III. The explanation
of simulator functionality can be found in Section V, while the
description of the optimizer is in Section IV. The results of our
methodology follow in Section VI and Section VII summarizes
our contributions.
II. RELATED WORK
A number of issues related to SoC design have been dis-
cussed to date, ranging from managing power consumption,
to addressing problems with interconnect design [9]–[13]. Pre-
vious work for energy management of networked SoCs mainly
focused on controlling the power consumption of interconnects,
while neglecting managing power of the cores. A stochastic
optimization methodology for core-level dynamic voltage and
power management of large SoCs with both node- and net-
work-centric views using a closed-loop control model has been
presented in [16].
Reliability of SoCs is another area of increasing concern.
A good summary of research contributions that combine per-
formance and reliability measures is given in [14]. Improving
system reliability and increasing processor lifetime by imple-
menting redundancy at the architecture level is discussed in [6]
and [15]. A number of fault-tolerant microarchitectures have
been proposed that can handle hard failures at performance cost
[19]. The RAMP simulator models microarchitecture MTTF as
a function of the failure rates of individual structures on chip
due to different failure mechanisms [20]. RAMP gets activity
estimates from performance simulation with an instruction level
simulator and then uses them to obtain power consumption of
microarchitecture components with Wattch in order to feed that
information into HotSpot [3] for temperature evaluation. Once
temperature is available, it can then evaluate failure rates due to
each effect.
HotSpot, along with ThermalHerd [4] are used for thermal
modeling and characterization. Recent approaches for dynamic
thermal management (DTM) target architecture level with the
goal of reducing power density in thermal hot spots by em-
ploying a number of different techniques such as global clock
gating [2], migrating computation to spare units [3], traffic
rerouting [4], predictive techniques for multimedia applications
[5], and DVS specifically for thermal management [3]–[5].
DTM focuses on reduction of microarchitectural thermal hot
spots at run time, but does not directly consider long-term
reliability nor power consumption. As a result, the simulations
are limited to relatively short workloads due to prohibitively
long running times. In our work, we study the long term system
reliability as a function of power management policies. Our
optimizer gives a management policy capable of minimizing
system power consumption under MTTF constraint (typically
units measure in years) and performance constraint. The simu-
lation we developed is targeted at evaluating behavior of large,
multiprocessor SoCs, with workloads normally experienced
during their useful life.
In our reliability analysis, we focus on hard failure mech-
anisms which cause irrecoverable component failures. Open
interconnect line due to electromigration is an example of a hard
failure. Notice that this is in contrast to soft (or transient) failure
mechanisms and their effect on power consumption which have
been studied by a number of researchers (e.g., [32]–[35]). An
overview of most commonly observed hard failure mechanisms
that affect the current semiconductor technologies is given
in [22]. The effect of a temperature gradient on the electro-
migration failure mechanism has been investigated by many
researchers, for example in [23]. Similarly, time-dependent
dielectric breakdown (TDDB) has been studied extensively, an
example of a model for TDDB is in [25]. Although package
thermal cycles are a well-known phenomena and as such have
been subject to a number of publications (see, for example,
[20]), fast thermal cycles present on chips have been studied
only recently. A description of the connection between fast
thermal cycling and thin film cracking (interlayer dielectric,
interconnections) is presented in [24] and a model is given in
[32]. In contrast to previous contributions, our work presents,
for the first time, a unified methodology for the joint optimiza-
tion of reliability, power consumption, and performance in
SoCs. In Section III, we give an overview of reliability models
used in this work.
III. RELIABILITY MODELING
Integrated systems can be abstracted by a reliability network,
i.e., a connection of components labeled by their failure rates
[20]. The network shows, by means of series/parallel connec-
tion of components, the conjunctive/disjunctive relations among
component operating state to insure system correct operation.
Failure rates, defined as the speed at which components are
likely to fail, depend on the operation state of a component.
Although for small designs it is possible to analytically cal-
culate system reliability, for larger systems, such SoCs with
many integrated cores, it becomes intractable and thus simu-
lation is needed. Additionally, there is a need to develop poli-
cies for run-time power and reliability management of SoCs. An
important contribution of this work is optimization of system-
level power consumption under reliability and performance con-
straints. Second, we present a system-level simulator capable of
evaluating power, reliability, and performance of large multi-
processor SoCs. To the best of our knowledge, this is the first
time that reliability measures have been modeled, optimized,
and simulated jointly with DPM. In this section, we present a
reliability model and then outline the DPM model.
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Fig. 2. Sample design.
Fig. 3. Bathtub curve.
A. System Reliability
Systems are interconnections of components. We use the term
core to refer to one of the SoC components that perform com-
puting, storage, or communication function. From a reliability
analysis standpoint, components are in series (parallel) if the
overall correct operation hinges upon the conjunction (disjunc-
tion) of the correct operation of components. Fig. 2 illustrates
the two configurations. The memory and interconnect form a se-
ries combination. In order to have correct system operation, both
components have to be working properly. On the other hand,
four ARM cores on a single die would form a parallel combina-
tion. It is enough to have one of the cores operating correctly in
order for the whole system to be operational. A system is, there-
fore, characterized by its topology, i.e., by a reliability graph
[26]. In this work, we use reducible graphs so the system relia-
bility can be computed bottom-up, by considering series/parallel
compositions of subsystems.
In general, failure rates are dependent on aging (time) and on
temperature. Fig. 3, the bathtub curve, is a common way to show
failure rates as a function of time. The curve has three distinctly
different regions. Initial burn-in period and final wear-out period
are typically modeled with Weibull distribution, while the fail-
ures during useful life are best described using an exponential
distribution with a constant failure rate. Since we are interested
in assessing the reliability over the typical operation time, we
assume that the failure rates are constant in time, as shown by
the middle range of the curve. Clearly, the actual value of the
failure rate is a function of many parameters, some of which are
temperature, power state of the component, and the frequency
of switching between power states.
The reliability of a system is the probability function ,
defined on the interval , that a system will operate cor-
rectly with no repair up to time . The reliability is defined as a
function of failure rate, , (1). Another variable commonly
used to describe the system reliability characteristic is MTTF
as shown in (2). When we use a constant failure-rate model, we
can represent the component reliability using exponential dis-
tribution with a failure rate, as follows: , with
(1)
(2)
Integrated systems, such as SoCs, consist of many cores con-
nected with a complex interconnect structure. Often when a core
or interconnect fails, another core or interconnect can take over
its functionality. Thus, such a system has built-in redundancy.
In order to model the overall system reliability, we need to de-
fine the relationship between topology, redundancy, and compo-
nent power state. The system components can be organized in
series and/or in parallel as shown in Fig. 2. The overall system
reliability can be calculated by applying the rules for series and
parallel composition, under the assumption that failure rates are
statistically independent from each other. This assumption is
widely used in industry [22]
(3)
The system built with series components fails if any of its
components fails as shown in (3). When failure rates are con-
stant, the failure rate of a series composition is the sum of the
failure rates of each component as shown in (3). Alternatively,
the parallel combination fails only if all components that are
in parallel fail
(4)
Systems with parallel structures have built-in redundancy.
Such systems can either have all components concurrently op-
erating (active parallel) or only one component active while
the rest are in low power mode (standby parallel). Active par-
allel combination has higher power consumption and lower re-
liability than standby parallel, but also faster response time to
failure of any one component. The combined failure rate of
active components, , is defined using binomial coefficient
, and active reliability rate as shown in (5). A good ex-
ample of active parallel combination is when the ARM cores
shown in Fig. 2 run the same safety-critical code. The fact that
all four are active reduces the overall system reliability (and also
significantly increases the system power consumption). Both
power consumption and reliability can be improved if only one
communication core is used at a time, with others saving power
in standby parallel combination
(5)
The failure rate of parallel components that are all in
standby is [26]. To get the overall failure rate
we need to combine standby components with one active
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parallel component. For example, a system that has four ARM
cores, where one core is active and the others are in sleep state,
the overall system failure rate would be a parallel combination
of one active and three standby components. The next step is to
formulate device failure rates as a function of different failure
mechanisms and power states.
B. Failure Mechanisms
In this work, we focus on the reliability of components during
their useful life and thus we neglect aging but we do consider
temperature dependence as a function of power state and time.
We assume that components can be in different operational
states (e.g., active, idle, sleep) characterized by parameters
such as voltage and frequency, which determine the component
temperature. Thus, failure rates can be considered constant
within any given operational state. We consider three failure
mechanisms most commonly used by semiconductor industry:
EM, TDDB, and TC. Although, for our work, we obtain core
failure rates for each of the three failure mechanisms from
our industry partner’s measurements, here, we present a set of
models that can be used when measurements are not available
to calculate the rates.
EM is a result of momentum transfer from electrons to the
ions which make interconnect lattice. It leads to opening of
metal lines/contacts, shortening between adjacent metal lines,
shortening between metal levels, increased resistance of metal
lines/contacts, or junction shortening. The MTTF due EM
process is commonly described by Black’s model
(6)
where is an empirically determined constant, is the cur-
rent density in the interconnect, is the threshold current
density, and is the Boltzmann’s constant, 8.62 10 . For alu-
minum alloys and are 0.7 and 2, respectively. EM failure
rate needs to be modeled for idle and active states only, because
leakage current present in the sleep state is not large enough to
cause the migration. In this work we formulate the EM failure
rate as a product between an average measured value in a given
power state , , and a factor that is a function of tempera-
ture in that state . Temperature is calculated during simulation
according to equations shown in Section V
active,idle
(7)
TDDB is a wear out mechanism of dielectric due electric
field and temperature. The mechanism causes the formation of
conductive paths through dielectrics shortening the anode and
cathode. MTTF due to TDDB can be defined with the field-
driven model
(8)
where is an empirically determined constant, is the field
acceleration parameter, and is the electric field across the
dielectric. The activation energy for intrinsic failures in
is found to be 0.6–0.9 and for extrinsic failures about 0.3 [22].
The failure rate due to TDDM mechanism for active, idle, and
sleep state can be defined much in the same way as for the EM
mechanism as a product between an average measured value in
a given power state , , and a factor that is a function of
temperature in that state . Again, the temperature is calculated
dynamically during simulation as described in Section V
active,idle,sleep (9)
TC can induce plastic deformations of materials that accumu-
late every time the cycle is experienced. This eventually leads
to creation of cracks, fractures, short circuits, and other failures
of metal films and interlayer dielectrics as well as fatigue at the
package and die interface. The effect is caused by the large dif-
ference in thermal expansion coefficients between metallic and
dielectric materials, the silicon substrate, and the package.
Thermal cycles are the part of normal operating conditions
such as power up and down, or going into low power or standby
mode. The effect of low frequency thermal cycles (like on/off)
has been well studied by packaging community and used ex-
tensively in the qualification process. Such cycles affect the
package and die interface mostly and are well modeled by the
Coffin–Manson model
(10)
where is the number of thermal cycles to failure, is a ma-
terial dependent constant, is the temperature cycle range,
is the portion of the temperature cycle range in the elastic
region, and is an empirically determined Coffin–Manson ex-
ponent. Commonly used values for are 1–3 for ductile metal,
3–5 for hard metal alloys and intermetallics, and 6–9 for brittle
fracture [31].
Thermal cycles that occur with higher frequencies, for ex-
ample due to power management, are gaining in importance as
features sizes get smaller and low- dielectric is introduced to
the fabrication process [29]. Recent work [32] shows that such
cycles play a major role in cracking of thin film metallic inter-
connects and dielectrics (brittle materials). Expected number
of thermal cycles before core failure is given in (11). It does
not only depend on the temperature range between power states
but is also strongly influenced by the average
temperature in the sleep state, and the molding tempera-
ture of the package process, . The exponent ranges from
6–9, and are fitting constants defined in [32] for on-chip
structures. Mechanical properties of the interlayer dielectric
layers are very dependent on the nature of the processing steps.
As a result, when increases, the stress buildup on the
silicon due the package decreases resulting in a longer lifetime
(11)
(12)
For a power managed core, two distinct thermal cycle loops
exist. The first one is between active and idle states during
normal operation. As it occurs very between states which only
have a small difference in power consumption, the temperature
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Fig. 4. System model.
differences are relatively small and thus unlikely to cause
long-term reliability problems. As a result, we do not model
these cycles. On the other hand, we do include cycles which
happen when a core transitions between active and sleep states.
These cycles occur between states that have a large difference
in power consumption, and thus are likely to have a significant
temperature difference that in turn causes reliability problems.
Therefore, we can calculate the total failure rate due to the
thermal cycling effect as shown in (12). and are
the average temperature in sleep state and the temperature of
package molding process, while are fitting constants.
and are current temperatures in the active and sleep states
and is the frequency of transitioning into the sleep state.
Current temperature values are obtained during simulation as
described in Section V.
C. Core Failure Rate
The standard model used by the industry for system level re-
liability is the sum-of-failure-rates (SOFR) model. The model
implies that the core is a series failure system, and as such can be
represented as the sum of the failure rates of individual failure
mechanisms, which are commonly assumed to be statistically
independent from each other [22]. Thus, failure rate of a power
managed core can be found by summing up failure
rates of individual failure mechanisms
. While EM and TDDB failure mechanisms improve when
power management is used since the overall system temperature
is lower, fast thermal cycles can cause the overall failure rate to
grow due to too frequent switching between the power states. In
fact, as each core’s temperature changes due to changes in the
workload or during power state transitions, the failure rates due
to EM, TDDB, and TC also change. In general, analytical for-
mulae can be used to calculate the overall system MTTF only for
relatively simple configurations. Simulation is needed in order
to accurately model reliability changes of more complex power
managed SoC configurations. Furthermore, neither analytical
formulae nor simulation can answer how to design a manage-
ment policy that minimizes power consumption while meeting
MTTF constraints. Thus, in the following sections, we first de-
scribe our optimization methodology, followed by the simula-
tion platform we developed to evaluate the tradeoffs between
power management and reliability.
IV. POWER AND RELIABILITY OPTIMIZATION
In this section, we describe a method for finding the optimum
power management policy with reliability and performance con-
straints. We define the optimization problem given a system
topology (e.g., cores shown in Fig. 4) and a set of component
operational states characterized by failure rate, power consump-
tion, and performance. The result of optimization is a power and
reliability management policy.
A policy manager makes decisions at each event occurrence
(e.g., arrival or departure of a request). The interevent time set
is defined as s.t. where each is
the time between two successive event arrivals and is the
index of the maximum time horizon. We denote by the
system state at decision epoch . Commands are issued when-
ever the system state changes. We denote by an action
(or command) that is issued at decision epoch . An example of
a command would be to transition to sleep state from idle state.
In general, commands given are functions of the state history
and the policy. In the specific case where all transitions between
states can be modeled using exponential distribution, the policy
optimization problem can be formulated using simple Markov
decision processes (e.g., see [17]) and the decisions, and states
associated with them are not a function of state history (and
time). Examples of such states are active and sleep state with
pending requests. On the other hand, when more than one state
transition is not exponentially distributed, then time indexing is
needed, as shown for idle and sleep with empty queue states.
In that case, the time-indexed semi-Markov decision processes
(TISMDP) model is used, as described in more detail in [18].
Each core in the reliability network is modeled with a power
and reliability state machine (PRSM) as shown for the ARM
core in Fig. 4. PSRM is a state diagram relating service levels
to the allowable transitions among them. Multiple cores form
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TABLE I
SYSTEM MODEL CHARACTERISTICS
a reliability network of series and parallel combinations of
single core PRSM models. Single core PRSM characterizes
each state by its failure rate and power consumption
. Thus, the active state is characterized by the failure
rate , frequency, and voltage of operation ,
which is equivalent to the core processing rate , and power
consumption . In the active state, the workload and core’s
data processing times follow the exponential distribution with
rates and . In the idle state, a core is active
but not currently processing data. The sleep state represents one
or more low power states a core can enter. TransitionToSleep
and TransitionToActive states model the time and power con-
sumption required to enter and exit each sleep state. Transition
times to/from low-power states follow uniform distribution
with average transition times , [12]. In the active state,
the power manager decides the appropriate frequency and
voltage setting, where as in the idle state the primary decision
is which low-power state core should transition to and when the
transition should occur. The arcs represent transitions between
the states with the associated transition times and rates. Table I
summarizes all distributions used in modeling performance,
power consumption, and failure rates. Please note that these
choices of distributions have been validated by experimental
measurements [18]
(13)
Failure rates change with each power state since different
level of power consumption causes a different temperature. We
calculate the expected temperature for each state in
(13) as a function of the expected time spent in that state
the steady-state temperature for the state (which is directly de-
termined by state’s power consumption) and the technology pa-
rameter ( , defined in more detail in Section V). Using
the expected temperature, we can calculate a stationary value for
failure rates due to each mechanism and per each power state.
Thus, the assumption that all processes used to formulate the op-
timization problem are stationary continues to hold. Note that as
any of the parameters change, for example, the expected work-
load arrival rate, the optimal policy just needs to be recalculated
using the new values.
With the power management optimization model from Fig. 4,
the state transition distributions and reliability rates outlined in
Table I, we can formulate a linear program (LP) for the mini-
mization of energy consumption under reliability constraint as
shown in (14). The first constraint is known as a balance equa-
tion since it requires that a number of entries into a given state
to equal the number of exists out of that state. The second con-
straint limits the sum of all probabilities to equal one. Each prob-
ability is represented by a product between the expected time
spent in a state under a command , , the unknowns of
the LP . The unknowns in the LP , called
state-action frequencies, are the expected number of times that
the system is in state and command is issued. The last three
equations specify constraints on performance and reliability.
The result of optimization is a globally optimal power manage-
ment policy that is both stationary and randomized. The policy
can be compactly represented by associating a probability of
issuing command when the system is in state ,
with each state and action pair. We explain
now in more detail all variables used in LP formulation starting
with the reliability constraint. Both continuous and time indexed
versions are presented, labeled with and , respectively.
The reliability constraint, is a function of the system
topology, i.e., series, parallel combinations . For ex-




A reliability network may have a number of series and par-
allel combinations of cores. Each core’s failure rate, , is a sum
of failure mechanisms, , when the core
is in the state and the action is given. For example, the reli-
ability constraint is given in (15) for a core that has one active
(A), idle (I), and sleep (S) state and two actions: go to sleep (S)
and continue (C). Failure rate in each state, , is a sum
of failure rates due to failure mechanisms active for that state as
described in Section III
(15)
Our model also defines two cost metrics, energy and per-
formance. The average cost incurred between two successive
events as defined in (16) is a sum of the lump sum cost
incurred when action is chosen in state , in addition to the
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cost in state incurred at rate after choosing
action in state . The value of cost rate, is
power consumption in a state for the calculation of energy
cost, and performance penalty for the performance constraint
[see (16) at the bottom of the page].
When action is chosen in system state , the probability
that the next event will occur by time is defined by the
cumulative probability distribution . For example,
in the active state the cumulative distribution of request de-
partures is given by .
The probability that the system transitions to state at
or before the next event is given by . For
example, in active state the probability of departure is given by
idle active departure . In
time-indexed idle and sleep states the probability of getting an
arrival in time increment can be calculated as follows:
(17)
The expected time spent in each state when a command
is given, , is defined in (18). For example, the expected
time spent in the active state is equal
(18)
Finally, the probability of arriving into state given that the
action was taken in state is defined by
(19)
For the time indexed states the probability of arriving
to the next idle state is defined to be
and of transition back into the active state
is .
Equations (16)–(19) are sufficient to calculate all variables
needed for the LP shown in (14). The LP can then be solved
using any linear program solver in a matter of less than a second.
The final output of optimization is a table that specifies proba-
bilities of transitioning cores into each of their low-power states.
For example, for a StrongARM core the table might specify that
the probability of going to sleep when idle for 50 ms is 30%,
at 100 ms is 65%, while at 300 ms it is 100%. Such policy is
implemented as follows. Upon entry to each decision state, a
pseudo-random number RND is generated. The core transitions
into low-power state at the time interval for which the proba-
bility of going to that state as given by the policy is greater than
RND. Thus, the policy can be viewed as a randomized timeout.
The core transitions into the active state if the request arrives
before entry into low-power state. Once the core is in the sleep
state, it stays asleep until the first request arrives, at which point
it transitions back into the active state.
V. SIMULATION PLATFORM
The simulator we built, as far as we know, is the first one to
unify voltage scaling, power management, and reliability at the
system level instead of at microarchitecture [4], [20] or lower
levels. As a result, it does not require detailed models of core
microarchitecture, which often is not available due to IP protec-
tion, nor does it need instruction-level simulation information
in order to estimate switching activity and power consumption,
and thus is significantly faster. As such it is ideal for simulating
power-performance-reliability tradeoffs for large multicore sys-
tems with dynamically changing workloads that describe well
SoC functionality over system’s useful lifetime (typically in
terms of years). In contrast to both optimization and the ana-
lytical models, the simulator also supports nonstationary work-
loads, thus enabling a more accurate study of DVS/DPM/DRM
tradeoffs. Statistical simulation has been used extensively in the
past for evaluating reliability of larger systems [36]. This is the
first time that statistical simulation techniques are used for eval-
uation of power, performance, and reliability of SoCs.
The simulator consists of two tightly integrated components:
a power management part that estimates and implements DVS
and DPM policies, and a reliability part that monitors and up-
dates the reliability network and returns the current reliability of
the simulated system. Each core is modeled as a power and re-
liability state machine (PRSM) as shown in Fig. 4. Transitions
between states occur due to a DVS policy (between different
active states), or due to DPM policy (between idle and sleep
states) or because of natural core operation, such as arrival of a
workload request (arrival arcs) finishing processing on data (de-
parture arcs) or a failure of the core.
The simulator pseudocode is given in Fig. 5. First, the simu-
lator checks for any core failures due to various failure mecha-
nisms modeled (e.g., EM, TDDB, TC). Each core’s failure rates
are calculated from the data collected at runtime (e.g., amount
of time spent in a state, frequency of state changes) and core’s
specifications (e.g., power, voltage, transition times) using equa-
tions given in Section III. The temperature in a state is esti-
mated using the base active state temperature , the time
spent in a state due to an action (i.e., an instruction to per-
form a transition) , , and state’s steady-state temperature
(20)
(16)
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Fig. 5. Simulator pseudocode.
The base active state temperature, shown in (21), is defined
using the thermal resistances of die and package, and
, for a reference frequency and voltage of operation in
the active state . Thermal RC constant, has
J/m K for silicon thermal capacitance, mK/W
thermal resistivity [21] and the wafer thickness of 0.1–0.6 mm.
In the future version of our system simulator, we plan to extend
it with a more sophisticated spatial model of thermal effects,
likely by integrating with a simulator such as HotSpot [3]
(21)
If one or more cores fail at a particular event occurrence, then
spares are identified and activated. At this time, the simulator
handles both active and standby redundancy models and alters
the reliability network to accommodate for failed component(s).
Once the reliability network is updated, the values of the overall
system power consumption, performance, and reliability are cal-
culated for the current time period. The next step is to evaluate
the management policy and schedule next sets of events, in-
cluding events that result from power management commands
(e.g., transitioning a core to sleep). Of all the possible next
events, the simulator selects the event that happens first and con-
tinues the simulation loop. Simulating dynamic power manage-
ment and reliability with one tool enables us to observe correla-
tion and dependency between power management of multicore
systems and the overall system reliability.
VI. RESULTS
In this section, we discuss the advantages and disadvantages
of simulation versus optimization, in addition to studying in
great detail the tradeoffs between DVS, DPM, and DRM. We
use a multiprocessor SoC shown in Fig. 6 for most of our experi-
ments. Each core’s power and performance characteristics come
from the datasheets [27]–[31] and are summarized in Table II.




and off). Transition times between active and sleep state are de-
fined by and . Reliability rates for each failure mecha-
nism (EM, TDDB, TC) are based on measurements obtained for
95-nm technology. The failure rates are scaled depending on the
temperature of the core, which is directly affected by the core’s
power state and the workload. Details of failure rate calcula-
tions have been discussed in Section III-B. Each of the cores in
the system is designed to meet MTTF of ten years. Core’s work-
load and data consumption rates ( and ) are ex-
tracted from a data trace collected during one day (12 hr) of typ-
ical usage. The trace consists of standard applications—MPEG4
video, MP3 audio, WWW, e-mail, telnet.
A. Optimization Results
The optimizer’s objective is to determine a power and reli-
ability management policy that minimizes power consumption
under MTTF and performance constraints. Inputs to the opti-
mizer are power, reliability, and performance characteristics of
each core, along with a reliability network topology. The output
is a management policy obtained from state-action frequencies
which are the unknowns of (14). The optimization re-
sults have been successfully validated against simulation—the
difference was less than 1% for each design considered in this
paper.
We optimize the power consumption of each core presented in
Table I while keeping the minimum lifetime requirement at ten
years. The objective is to observe how cores built using the same
95-nm technology and with comparable area but different power
consumption respond to DPM. Optimization is performed at
two internal chip temperatures (50 and 90 C) in order to set
the die operating points close to those defined in datasheets
[27]–[31]. The optimization results for maximum power sav-
ings achievable at a specified temperature given MTTF con-
straint of ten years are shown in Fig. 7. At 50 C most of the
cores react positively to DPM and allow the maximum power
savings to be achieved. When active core temperature increases
to 90 C, Fig. 7 shows that maximum power savings achievable
under MTTF constraint decrease. due to thermal cycles for DSP,
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Fig. 7. Optimization of individual cores.
Fig. 8. Initial versus updated width of metal lines in a core.
Video, and Audio cores. One way to try to address this problem
is by redesigning cores.
Influencing the lifetime of power managed core by means of
changing the design is a matter of finding the equilibrium be-
tween related physical parameters. Fig. 8 shows results of de-
sign updates done to the Video core. EM failure rate is low-
ered (thus, MTTF due to EM grows) by widening critical metal
lines. Core area expanded by 5%, current density dropped by
20%, and the core temperature dropped by 2%. Although EM
failure rate decreases significantly from the design change, the
TC failure rate increases sufficiently to actually worsen the net
reliability by 10%. Thus, changing a design parameters without
carefully studying via simulation and optimization the overall
effect the change has on all failure mechanisms might actually
result in the overall degradation instead of improvement to the
lifetime requirement.
Now we examine the influence of redundant components to
the overall system reliability. We use the SoC shown in Fig. 6
with the core parameters given in Table II. Since all cores are
essential to the correct SoC operation, the initial reliability net-
work is their series combination. Unfortunately, although each
core meets MTTF requirement of ten years, the overall system
does not. To mitigate this problem, we use two types of re-
dundancy: standby sleep configuration, where currently unused
cores are in a sleep state until needed, and standby off, with un-
used cores turned off. Since typical embedded systems do not
use all of the computational resources available in SoC at all
times, it is likely that some resources are at least part of the
time in a low power state, and thus might be available when
a failure occurs. Figs. 9 and 10 show the maximum power sav-
ings achievable per each core assuming system MTTF of ten
years. Clearly, the best power savings are with the standby off
Fig. 9. Standby sleep redundancy model.
Fig. 10. Standby off redundancy model.
model. However, this model also has the largest wakeup delay
for the unused components. The standby sleep model, shown in
Fig. 9, gives more moderate power savings but has faster acti-
vation time. Results for both models show that not all cores can
operate reliably at the highest temperature (e.g., no power sav-
ings for AUDIO core at 90 C show that the system reliability
constraint of ten years is not met). When we allow additional
spares for DSP, AUDIO, and I/O in standby off mode, then the
overall system meets MTTF of ten years while getting power
savings of 40%.
B. Simulation Results
The simulator enables us to observe the system reliability
complex reliability networks, under variable workloads and
power management policies. For example, Fig. 11 shows that
indeed, the value of system reliability is affected by the vari-
ability in the workload as the core’s video stream changes from
15 frames/s for the first 300 h, and to a high definition video
signal running at 60 frames/s. Optimization assumes that all
distributions are stationary, so for a significant workload rate
change such as the one shown in Fig. 11, the policy would have
to be recalculated as soon as a change in rate is detected.
Although for very simple problems we may be able to
evaluate reliability analytically using equations outlined in
Section III, for more realistic cases, simulation (and optimiza-
tion) is a must. The simulation results have been checked
against the analytical reliability models for a simple single
core design. We have also compared the MTTF values we
obtained from simulations for a single core over a variety
of DPM policies and system conditions with the results of
testing done on the test chips designed in 95-nm technology
and produced by our industry collaborators. The comparison
is done by entering the test core characteristics (power states,
failure mechanism constants, etc.) into the simulator, applying
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Fig. 11. Variable workload.
Fig. 12. MTTF of DSP core.
Fig. 13. MTTF of video core
a DPM policy and the workload to the core and then obtaining
the MTTF over its useful lifetime. Similarly, we implement
the same DPM policy and workload to the actual test core and
run it through the standardized tests used to obtain the values
of failure rates to report to the customers. We found that the
difference between simulation and measurement is less then
15%. We next show simulation results for both single and
multicore systems. Power and performance characteristics of
cores used in our simulations are shown in Table II.
Single Core System: We simulated the effect of power man-
agement on two single core systems. The objective is to observe
how two cores based on the same technology and of the same
area, but with different power/performance characteristics, re-
spond to DPM policies designed to minimize power consump-
TABLE III
XSCALE POWER STATE CHARACTERISTICS
Fig. 14. Power and MTTF with DVS and DPM on XScale.
tion without considering reliability. Fig. 12 shows the simu-
lation results of the DSP core in terms of MTTF and power
consumption. On the lower range of active state temperatures
(80–90 C) the core becomes less reliable as the DPM policy
changes from no power management W to aggres-
sive DPM W due to a large increase in TC failure
rate. At higher operating temperatures, the core becomes more
reliable as gains in reliability due to EM and TDDB are more
significant than losses due to TC. The results in Fig. 13 show the
overwhelming influence of thermal cycles for every combina-
tion of active state temperatures and PM policies applied to the
video core. The large temperature difference between sleep and
active state strongly limit core reliability. These results show
that it is critical to consider reliability and power management
jointly: the system designed to operate for 10 years under con-
stant stress fails to meet the requirement once power manage-
ment is introduced (see Fig. 13).
DVS is frequently suggested as a good way to manage both
power and reliability since it reduces thermal hot spots at run
time. Although we found that core reliability indeed does im-
prove when DVS is used (note , we use only rated frequencies
of operation; soft errors due to very aggressive DVS are not con-
sidered here), the possible power savings are less than could
be obtained when DVS and DPM are used jointly. A system
that implements only DVS, stays in the idle state regardless of
the length of the idle period, instead of going to sleep. We il-
lustrate the tradeoff between DVS and DPM on an example of
the Intel’s XScale processor PXA270 [8]. We use XScale power
state characteristics given in Table III with the failure rate pa-
rameters obtained from the tests done on a set of test cores de-
signed in 95-nm technology by our industry partner. The actual
failure rates are calculated using equations given in Section III
by combining parameters from measurements and temperature
values given at each step in the simulation. In our simulations,
ROSING et al.: POWER AND RELIABILITY MANAGEMENT OF SOCs 401
Fig. 15. System with no redundancy versus with redundancy.
TABLE IV
POWER SAVINGS AND MTTF INCREASE FOR XSCALE
we use one sleep state and four frequency settings for active and
idle states, for a total of eight additional states.
The workload is obtained by collecting a data trace during one
day (12 h) of typical usage. The trace consists of standard ap-
plications—MPEG4 video, MP3 audio, WWW, e-mail, telnet.
In the simulator, we implemented the “ideal” DVS policy—the
policy sets the best voltage/frequency setting for each applica-
tion as determined by prior analysis. In this way, we compare
as the best possible scenario with DVS relative to a more re-
alistic situation with DPM policies. DPM policy is obtained
by minimizing system energy consumption under the perfor-
mance constraint [we solve the LP shown in (14) with no re-
liability constraint]. Table IV shows the percent of power sav-
ings and the percent increase in mean time to failure (MTTF)
for four categories cases: no power management, only DVS,
only DPM, and both. We also show results for DPM when re-
liability improvement is maximized (Rmax), power savings are
maximized (Pmax), and the average case (ave). DVS gives rea-
sonable power savings 35%, with 42% improvement in MTTF.
DPM has much larger power savings, but also causes an average
12% decline in MTTF due to on chip thermal cycles resulting
from DPM.
Fig. 14 shows a tradeoff of DVS and DPM for various power
management policies, ranging from no DPM to a very aggres-
sive policy (largest power savings). The best power savings and
improvement in reliability are when DVS and DPM are com-
bined . Interestingly, when no DVS is used the dif-
ference in improvement in terms of MTTF is almost negligible
between the two cases of DPM—the one where active state fre-
quency of operation is set to maximum and the one
where it is set to average . In addition, Fig. 14 shows
that there is a clear optimal point in terms of MTTF as a func-
tion of DPM. Thus, there is a need to optimize SoC reliability
along with power consumption and performance.
Multicore System: We next examine the influence of redun-
dant components to the overall system reliability and power con-
sumption by focusing on audio and video cores (see Fig. 6 and
Table II for specs). If the network has no spare components, then
the entire system fails when one of the cores fails. Alternatively,
either hardware redundancy can be integrated by including re-
dundant cores (or memory banks in the case of memory), or
the computation of a failed core can be mapped onto one of the
other available cores but with a significant performance degra-
dation. In our case, the video core is processing an NTSC signal
while the audio core processes a 44-k, 16-bit signal. The left
three curves in Fig. 15 represent the original system response
consisting of one audio and one video core, while the ones on
the right are for the system with redundancy. Both systems are
plotted as a function of three different base active state tempera-
tures represented with for nonredundant system, and for re-
dundant system. We use C, no redundancy and no
power management as the reference point in the figure and ex-
press all other MTTF results factor relative to the reference point
(e.g., 0.5 means that the MTTF has been halved as compared to
the reference point). Clearly, from the reliability standpoint it
is advantageous to introduce redundancy. However, the energy
consumption of a redundant system is slightly higher than of the
nonredundant system, in addition to an increase in area. The en-
ergy consumption can be lowered by completely turning off the
redundant cores, instead of using sleep states. This has to be bal-
anced by the performance cost of activating the redundant part
once a failure occurs.
VII. CONCLUSION
In this work, we show that a fully functional and highly reli-
able core may fail to meet the lifetime requirement once power
management is enabled due to thermal cycle failure mecha-
nism. To overcome such problems, we integrated optimization
of power management with a reliability constraint and devel-
oped a simulator to be used for analysis of power-reliability
tradeoffs in SoCs. We have shown that with our methodology
we can obtain large system power savings while meeting both
performance and reliability constraints. As technology scales
down, limitations set by thermal cycling are going to be an even
more important factor in system design for reliability and power.
Thus, joint optimization of reliability, power consumption, and
performance is critical.
We plan a number of extensions to this work. First, we would
like to integrate our system level simulator with a more detailed
model of on-chip thermal behavior, such as HotSpot [3] at the
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core level, to enable fast evaluation of power and reliability of
large SoCs. Next, we plan to extend the optimizer to enable more
sophisticated management policies that combine DVS, DPM,
and nonstationary workloads. Additionally, we would like to
study the overhead of migrating computation to other available
cores since die area is limited and thus often no spare cores can
be added.
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